Don't worry about formatting, just type in the text and we'll take care of making sense of it. We will auto-convert links, and if you put asterisks around words we will make them bold.
Tips:
For a full reference visit the Markdown syntax.
Posted by @ehren_fried_chicken
London Fixed Gear and Single-Speed is a community of predominantly fixed gear and single-speed cyclists in and around London, UK.
This site is supported almost exclusively by donations. Please consider donating a small amount regularly.
==Sorry for the spammy question but the student forums at uni are a bit rubbish. I thought I try my luck here.===
So I'm going over the past papers for my Computer Hardware exam on Friday and have come across this question. It seems that there is a lot of marks for a relatively simple question.
I believe the answers to be:
a) We send data on the data wire which will be read alternating by FF1 and FF2 (due to the inverter on the clock wire between FF1 and FF2), ie, when FF1 reads the data, FF2 does not. The bars over WE indicate that the block is active when the clock is 0V not 5V.
b) at the first clock change, FF2 is activated and reads 1 off the data wire
c) The inverter before FF1 means that the activation is the opposite. FF1 and FF2 read data off the wire at different times.
What I'm not sure about is whether it matters that the data voltage goes up and down in the middle of the clock phase. I thought that data is only read when the clock changes.
Is that right?